

FIG. 1

The block diagram illustrates the HFL architecture with the following components and connections:

- CLOCKGEN (210)**: Provides clock signals to the CFSM, TOP FSM, and COEFF. MEMORY WRITE LOGIC.
- TOP FSM (212)**: Receives control signals from the CBUS REGISTERS and sends *goCoeff* and *goFilter* signals to the CFSM and DRWFSM, respectively.
- CBUS REGISTERS (243)**: Connected to the CBUS to MCP and provides control signals to the TOP FSM and DRWFSM.
- CFSM (214)**: Receives control signals from the TOP FSM and provides HFL_next_rd3, HFL_next_rd1, and HFL_next_rd2 signals to the DRWFSM.
- OPERATION CONTROL & CONTEXT/DATA READ/WRITE REQUEST/CONTROL DRWFSM (230)**: Receives control signals from the TOP FSM and CFSM. It provides HFL_next_wr1 and HFL_next_wr2 signals to the FUNCTIONAL UNIT DATAPATH and sends control signals to the COEFF. MEMORY.
- FUNCTIONAL UNIT DATAPATH (223)**: Receives HFL_INpixel and HFL_INcontext signals. It outputs HFL_OUTpixel and HFL_OUTcontext signals. It is connected to the COEFF. MEMORY via multiple data lines.
- COEFF. MEMORY (224)**: Receives HFL_INcoeff and control signals from the DRWFSM. It outputs *clk* to the COEFF. MEMORY WRITE LOGIC.
- COEFF. MEMORY WRITE LOGIC (222)**: Receives *clk* and control signals from the DRWFSM to write data into the COEFF. MEMORY.

F I G 2






FIG. 3

Fig. 4

212



end_cond= (FILTER && LDCF) ? (Fdone1 && Cdone1)
: ((FILTER) ? Fdone1 : Cdone1)



20250306T12350

222






FIG. 5



c_rd_addr={topbit,rphi[4:0]}

c_wr_addr={WR_HI,wphi[4:0]}

Fig 6A




FIG. 6B




Fig. 7




FIG. 9




FIG. 10

sent to the multiplier stage

Direct Input Pipeline

FIG. 11




FIG. 11

FIG. 12




FIG. 11

FIG. 12

1230

1232

1237




FIG.13




FIG. 14

